[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAK8P3a2e55YJDKP=T0-OZbziOM2GbBOh+-t2H1=rNETP=k=swQ@mail.gmail.com>
Date: Tue, 17 Nov 2020 10:44:11 +0100
From: Arnd Bergmann <arnd@...nel.org>
To: musl@...ts.openwall.com
Subject: Re: musl CI?
On Tue, Nov 17, 2020 at 9:40 AM Ruinland ChuanTzu Tsai
<ruinland@...estech.com> wrote:
>
> Oops, I forgot to append the reference link in the end of last email.
> The QEMU acceptance test matrix is here :
> https://wiki.qemu.org/Testing/Acceptance
>
> For MIPS32, I'm not quite sure which ones are o32 and which ones are
> n32. But I guess it won't take long to figure out.
All 64-bit processors can run both o32 and n32 user space in compat mode
using a 64-bit kernel, but 32-bit kernels can only run o32 user space,
and the n32 user space (on 64-bit kernels) is rarely used in practice.
The 'nanomips' target uses an incompatible instruction set and ABI that
is supported by neither mainline kernels nor musl. There were patches
for it a few years ago, but I don't think any actual products running
Linux were built around the i7200 core, so it doesn't matter.
Arnd
Powered by blists - more mailing lists
Confused about mailing lists and their use?
Read about mailing lists on Wikipedia
and check out these
guidelines on proper formatting of your messages.
