[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAGWvnyk_yR0L_6_W7=sBbv79_rsCYmSKi+V=6M75uXWKm7tNuw@mail.gmail.com>
Date: Wed, 10 Feb 2016 14:17:34 -0800
From: David Edelsohn <dje.gcc@...il.com>
To: Rich Felker <dalias@...c.org>
Cc: musl@...ts.openwall.com
Subject: Re: Re: musl libc for PPC64
On Mon, Feb 8, 2016 at 5:52 PM, Rich Felker <dalias@...c.org> wrote:
> On Tue, Feb 09, 2016 at 02:45:50AM +0100, Szabolcs Nagy wrote:
>> * David Edelsohn <dje.gcc@...il.com> [2016-02-08 20:16:25 -0500]:
>> > On Mon, Feb 8, 2016 at 8:03 PM, Szabolcs Nagy <nsz@...t70.net> wrote:
>> > > * Szabolcs Nagy <nsz@...t70.net> [2016-02-09 00:48:31 +0100]:
>> > >> * Rich Felker <dalias@...c.org> [2016-02-08 18:29:45 -0500]:
>> > >> > On Mon, Feb 08, 2016 at 06:24:27PM -0500, David Edelsohn wrote:
>> > >> > > I'm not sure what you mean. The software emulation assumes the
>> > >> > > hardware support is not present. It doesn't mirror back the state to
>> > >> > > the processor in 64 bit mode. But the emulation is fully IEEE128
>> > >> > > compliant.
>> > >> >
>> > >> > if fesetround(FE_DOWNWARD) succeeds but then long double math still
>> > >> > rounds to nearest, that's not IEEE compliant.
>> > >> >
>> > >> > The big obstacle to having fenv with softfloat on fully-softfloat
>> > >> > archs is the lack of register state for the rounding mode and
>> > >> > exception flags, so it should be possible to do this right as long as
>> > >> > the cpu has status/mode registers for single/double, which the
>> > >> > soft-quad code can then access/set. If this isn't done right already
>> > >> > we could either try to get it fixed in libgcc or punt and go with
>> > >> > ld64.
>> > >> >
>> > >>
>> > >> it seems to be supported
>> > >> https://gcc.gnu.org/git/?p=gcc.git;a=blob;f=libgcc/config/rs6000/sfp-machine.h;h=75d5e1a2d522e0a3d3c5b0463fcfe9b054f7c263;hb=HEAD#l107
>> > >>
>> > >> so we can implement iso c annex f with 128 bit long doubles.
>> > >
>> > > hm it seems, this is only for the __float128 type
>> > > which will be new in gcc-6.
>> > >
>> > > i don't see how to configure gcc with ieee128 long double.
>> > > (other than using the debug option -mabi=ieeelongdouble)
>> > >
>> > > so if musl goes with ieee128 long double abi then it will
>> > > only work with latest gcc.
>> >
>> > The musl libc dynamic linking support only was added to the latest GCC.
>> >
>>
>> (resend with correct to:)
>>
>> musl has a gcc wrapper that changes the specs file and then
>> it works even with gcc-3 (on x86 and glibc host without c++).
>>
>> we also have patches for gcc releases going back to gcc-4.7
>
> Indeed. Just patching in the dynamic linker name and a few other
> details to make gcc target musl properly is small and can be done for
> any gcc version. Patching in ieee quad or ABI changes is non-trivial
> though.
How much would it be for a knowledgeable member of the musl libc
community to provide basic enablement for powerpc64 ELFv2 -- either
initially disable long double or use IEEE 128? We can think about
optimizations later.
Thanks, David
Powered by blists - more mailing lists
Confused about mailing lists and their use?
Read about mailing lists on Wikipedia
and check out these
guidelines on proper formatting of your messages.
