[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <01000163ae145cac-5ac07b51-8f08-4da5-bb93-0238d59756d3-000000@email.amazonses.com>
Date: Tue, 29 May 2018 22:46:00 +0000
From: Christopher Lameter <cl@...ux.com>
To: Thomas Garnier <thgarnie@...gle.com>
cc: kernel-hardening@...ts.openwall.com,
Skip Dave Hansen <dave.hansen@...ux.intel.com>,
Skip Vitaly Kuznetsov <vkuznets@...hat.com>,
Skip Tom Lendacky <thomas.lendacky@....com>,
Skip Mathieu Desnoyers <mathieu.desnoyers@...icios.com>,
Skip Frederic Weisbecker <frederic@...nel.org>,
Skip Nicholas Piggin <npiggin@...il.com>,
Skip Kees Cook <keescook@...omium.org>,
Thomas Gleixner <tglx@...utronix.de>, Ingo Molnar <mingo@...hat.com>,
"H. Peter Anvin" <hpa@...or.com>, x86@...nel.org,
Tejun Heo <tj@...nel.org>, Dennis Zhou <dennisszhou@...il.com>,
Boris Ostrovsky <boris.ostrovsky@...cle.com>,
Juergen Gross <jgross@...e.com>,
Dominik Brodowski <linux@...inikbrodowski.net>,
Borislav Petkov <bp@...e.de>, Josh Poimboeuf <jpoimboe@...hat.com>,
Andy Lutomirski <luto@...nel.org>, Peter Zijlstra <peterz@...radead.org>,
"Kirill A. Shutemov" <kirill.shutemov@...ux.intel.com>,
Andrew Morton <akpm@...ux-foundation.org>,
Philippe Ombredanne <pombredanne@...b.com>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Alexey Dobriyan <adobriyan@...il.com>,
Francis Deslauriers <francis.deslauriers@...icios.com>,
Masahiro Yamada <yamada.masahiro@...ionext.com>,
Cao jin <caoj.fnst@...fujitsu.com>, Masami Hiramatsu <mhiramat@...nel.org>,
"Paul E. McKenney" <paulmck@...ux.vnet.ibm.com>,
Nicolas Pitre <nicolas.pitre@...aro.org>,
Randy Dunlap <rdunlap@...radead.org>, linux-kernel@...r.kernel.org,
xen-devel@...ts.xenproject.org
Subject: Re: [PATCH v4 14/27] x86/percpu: Adapt percpu for PIE support
On Tue, 29 May 2018, Thomas Garnier wrote:
> Perpcu uses a clever design where the .percu ELF section has a virtual
> address of zero and the relocation code avoid relocating specific
> symbols. It makes the code simple and easily adaptable with or without
> SMP support.
>
> This design is incompatible with PIE because generated code always try to
> access the zero virtual address relative to the default mapping address.
We always access relative to the "segment register".
You can already change the segment register to relocate the per cpu
sections arbitrarily since all per cpu "addresses" are offsets relative to
the segment register. I am not sure what exactly you are trying to
accomplish here?
Maybe you need to explain it better?
Powered by blists - more mailing lists
Confused about mailing lists and their use?
Read about mailing lists on Wikipedia
and check out these
guidelines on proper formatting of your messages.
