|
Message-ID: <20170323141203.GD14290@e104818-lin.cambridge.arm.com> Date: Thu, 23 Mar 2017 14:12:03 +0000 From: Catalin Marinas <catalin.marinas@....com> To: Ard Biesheuvel <ard.biesheuvel@...aro.org> Cc: linux-arm-kernel@...ts.infradead.org, mark.rutland@....com, keescook@...omium.org, labbott@...oraproject.org, will.deacon@....com, kernel-hardening@...ts.openwall.com Subject: Re: [PATCH v6 00/11] arm64: mmu: avoid W+X mappings and re-enable PTE_CONT for kernel On Thu, Mar 09, 2017 at 09:51:58PM +0100, Ard Biesheuvel wrote: > Ard Biesheuvel (11): > arm: kvm: move kvm_vgic_global_state out of .text section > arm64: mmu: move TLB maintenance from callers to create_mapping_late() > arm64: alternatives: apply boot time fixups via the linear mapping > arm64: mmu: map .text as read-only from the outset > arm64: mmu: apply strict permissions to .init.text and .init.data > arm64/mmu: align alloc_init_pte prototype with pmd/pud versions > arm64/mmu: ignore debug_pagealloc for kernel segments > arm64/mmu: add contiguous bit to sanity bug check > arm64/mmu: replace 'page_mappings_only' parameter with flags argument > arm64/mm: remove pointless map/unmap sequences when creating page > tables > arm64: mm: set the contiguous bit for kernel mappings where > appropriate Queued for 4.12. Thanks. -- Catalin
Powered by blists - more mailing lists
Confused about mailing lists and their use? Read about mailing lists on Wikipedia and check out these guidelines on proper formatting of your messages.