|
Message-ID: <57F51EB3.1030605@intel.com> Date: Wed, 5 Oct 2016 08:39:31 -0700 From: Dave Hansen <dave.hansen@...el.com> To: Jann Horn <jann@...jh.net> Cc: kernel-hardening@...ts.openwall.com, keescook@...omium.org, Elena Reshetova <elena.reshetova@...el.com>, Hans Liljestrand <ishkamiel@...il.com>, David Windsor <dwindsor@...il.com> Subject: Re: [RFC PATCH 12/13] x86: x86 implementation for HARDENED_ATOMIC On 10/04/2016 05:41 AM, Jann Horn wrote: > $ time ./atomic_user_test 2 1 1000000000 # multi-threaded, no protection > real 0m9.550s > user 0m18.988s > sys 0m0.000s > $ time ./atomic_user_test 2 2 1000000000 # multi-threaded, racy protection > real 0m9.249s > user 0m18.430s > sys 0m0.004s > $ time ./atomic_user_test 2 3 1000000000 # multi-threaded, cmpxchg protection > real 1m47.331s > user 3m34.390s > sys 0m0.024s Yikes, that does get a ton worse. But, I guess it's good to know we have a few choices between performant and absolutely "correct". Do you have any explanation for "racy protection" going faster than no protection?
Powered by blists - more mailing lists
Confused about mailing lists and their use? Read about mailing lists on Wikipedia and check out these guidelines on proper formatting of your messages.