|
Message-ID: <20160815103721.GF13262@arm.com> Date: Mon, 15 Aug 2016 11:37:21 +0100 From: Will Deacon <will.deacon@....com> To: Ard Biesheuvel <ard.biesheuvel@...aro.org> Cc: Mark Rutland <mark.rutland@....com>, Catalin Marinas <catalin.marinas@....com>, Kees Cook <keescook@...omium.org>, kernel-hardening@...ts.openwall.com, Julien Grall <julien.grall@....com>, James Morse <james.morse@....com>, "linux-arm-kernel@...ts.infradead.org" <linux-arm-kernel@...ts.infradead.org> Subject: Re: [PATCH 0/7] arm64: Privileged Access Never using TTBR0_EL1 switching On Mon, Aug 15, 2016 at 12:31:29PM +0200, Ard Biesheuvel wrote: > On 15 August 2016 at 12:30, Will Deacon <will.deacon@....com> wrote: > > On Mon, Aug 15, 2016 at 12:21:00PM +0200, Ard Biesheuvel wrote: > >> As to Will's point, I suppose there is a window where a speculative > >> TLB fill could occur, so I suppose that means updating TTBR0_EL1.ASID > >> first, then TCR_EL1.EPD0, and finally perform the TLBI ASIDE1 on the > >> reserved ASID. > > > > But then what do you gain from the reserved ASID? > > > > To prevent TLB hits against the ASID of the current (disabled) > userland translation Right, but if the sequence you described ensures that, then why not just set TCR_EL1.EPD0 and do TLBI ASIDE1 on the current ASID? I don't see the difference between a TLB entry formed from a speculative fill using the reserved ASID and one formed using a non-reserved ASID -- the page table is the same. Will
Powered by blists - more mailing lists
Confused about mailing lists and their use? Read about mailing lists on Wikipedia and check out these guidelines on proper formatting of your messages.