[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <bddb3244d780eb555db81c87445c14f2@smtp.hushmail.com>
Date: Thu, 05 Dec 2013 00:37:28 +0100
From: magnum <john.magnum@...hmail.com>
To: john-users@...ts.openwall.com
Subject: Re: Knights Landing
On 2013-11-26 15:52, Rich Rumble wrote:
> Now I am glad I waited!
> http://newsroom.intel.com/community/intel_newsroom/blog/2013/11/19/chip-shot-at-sc13-intel-reveals-more-details-of-its-next-generation-intelr-xeon-phi-tm-processor
>
> I am assuming however they aren't fitting the same power in one
> die/chip... but eliminating the memory or bus bottle neck is a good
> thing nonetheless. The PHI is still affordable, but since I don't have
> any other purpose for all that power, having a CPU + PHI in one sounds
> a bit better to me.
Cool stuff. I wonder if/when these will be available... in a year?
Several years? I saw no hints.
magnum
Powered by blists - more mailing lists
Confused about mailing lists and their use?
Read about mailing lists on Wikipedia
and check out these
guidelines on proper formatting of your messages.
