[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <a2e99946fc196c9ddbe99bf5923d80b4@smtp.hushmail.com>
Date: Tue, 21 May 2013 23:17:02 +0200
From: magnum <john.magnum@...hmail.com>
To: "john-dev@...ts.openwall.com" <john-dev@...ts.openwall.com>
Subject: 5x intrinsics?
I see Alain's NT format is "5x" for 32-bit SSE2 builds, ie. it does 4x in SSE2 plus 1x in non-SSE. I presume these are interleaved for hiding latency so doing that extra 1x more or less for free. Would this be theoretically and practically worthwhile for the intrinsics? Maybe it'd just get very messy. I can't remember any discussion on this matter. Perhaps the 64-bit CPU's SSE2 registers are not actually separate from the GP ones? I'm not good at these things but I guess that could be the reason this is only done in 32-bit code.
magnum
Powered by blists - more mailing lists
Confused about mailing lists and their use?
Read about mailing lists on Wikipedia
and check out these
guidelines on proper formatting of your messages.
