[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CA+TsHUCH3YEdd2E7X9LVEpH=egB5z=c6W6=CQsUp0YMQXc3=aQ@mail.gmail.com>
Date: Sat, 22 Sep 2012 17:12:00 +0530
From: Sayantan Datta <std2048@...il.com>
To: john-dev@...ts.openwall.com
Subject: Re: bitslice DES on GPU
On Sat, Sep 22, 2012 at 11:19 AM, Sayantan Datta <std2048@...il.com> wrote:
> I am getting hash fails with AMD s-boxes. I'm trying to find out why.
> Previously there was some problem with the addressing of registers.
> &B[index] didn't worked out well with both nvidia and amd s-boxes on 7970.
> Now I am transferring only the base address of B to s-boxes and accessing
> them with the index inside the s-boxes. But still the AMD s-boxes aren't
> working somehow.
>
Actually the bitselect is causing problems. So I'm removing it along with
the AMD sboxes for now. Without bitselect, AMD sboxes are slower than nv
sboxes. I've posted the patch to unstable-jumbo branch of JtR repo.
Regards,
Sayantan
Content of type "text/html" skipped
Powered by blists - more mailing lists
Confused about mailing lists and their use?
Read about mailing lists on Wikipedia
and check out these
guidelines on proper formatting of your messages.
